

# EG912N-EN QuecOpen Reference Design

**LTE Standard Module Series**

Version: 1.0

Date: 2023-05-19

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

**Quectel Wireless Solutions Co., Ltd.**

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: [info@quectel.com](mailto:info@quectel.com)

**Or our local offices. For more information, please visit:**

<http://www.quectel.com/support/sales.htm>.

**For technical support, or to report documentation errors, please visit:**

<http://www.quectel.com/support/technical.htm>.

Or email us at: [support@quectel.com](mailto:support@quectel.com).

## Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an “as available” basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

## Use and Disclosure Restrictions

### License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

### Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.

## Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

## Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties (“third-party materials”). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

## Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel’s or third-party’s servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

## Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

**Copyright © Quectel Wireless Solutions Co., Ltd. 2023. All rights reserved.**

# About the Document

## Revision History

Version	Date	Author	Description
-	2022-08-16	Dylan LIU	Creation of the document
1.0	2023-05-19	Dylan LIU	First official release

---

## Contents

About the Document .....	3
Contents.....	4
<b>1 Reference Design.....</b>	<b>5</b>
1.1. Introduction .....	5
1.2. Schematics .....	5

# 1 Reference Design


## 1.1. Introduction

This document provides the reference design for Quectel EG912N-EN module in QuecOpen® solution.

## 1.2. Schematics


The schematics illustrated in the following pages are provided for your reference only.

# Block Diagram




**NOTE:**  
A level-shifting circuit or a voltage-level translator TXS0108EPWR provided by Texas Instruments is recommended.

# Power System Block Diagram





# Module Interfaces










**NOTE 1**

**NOTE 2**

- NOTE:**
1. A common mode choke L0301 is recommended to be added in series between the module and your MCU to suppress EMI spurious transmission. Meanwhile, the test points must be reserved for upgrading the firmware over USB interface and the extra stubs of the trace should be minimized. L0301 and the two resistors R0309 and R0313 should be placed close to the module to ensure the integrity of USB signal.
  2. USB\_BOOT cannot be pulled up to high level before the module starts up successfully.
  3. All GND pins should be connected to the ground, and unused and RESERVED pins should be kept open.
  4. Ensure there is a complete reference ground plane below the module, and the ground plane should be placed as close to the module layer as possible. Other traces cannot be routed on the first layer below the module. At least four-layer design is recommended.

Quectel Wireless Solutions			
PROJECT	EG912N-EN_QueueOpen	VER	1.0
DRAWN BY	Dylan LIU	CHECKED BY	Tiger CHENG
DATE	F068v_May_18_2023	SIZE	A2
		SECRET	3 OF 18

# MCU Interfaces




**NOTE:**

- U0401 represents your MCU. The power domain of GPIO interfaces of the module is 1.8 V. If the power domain of GPIO interfaces of U0401 is also 1.8 V, then the related level-shifting circuit is not needed.
- The USB 2.0 interface of the module only serves as a slave device and supports full-speed and high-speed modes. To communicate with the USB interface, MCU needs to support USB host mode or OTG function.  
The USB\_VBUS of the module should be powered by an external power supply for USB detection, and VBUS\_CTRL is used to turn on/off the USB\_VBUS power supply.
- It is recommended to select the GPIO pins which are at low level by default of MCU as the control pins for PWRKEY and RESET\_N of the module. Ensure that the load capacitance does not exceed 10 nF on PWRKEY and RESET\_N.


# Power Supply Design

## DC-DC Application

When the input voltage is above 7.0 V, use a DC-DC converter to convert the high input voltage to 5.0 V, and then use LDOs to convert it to 3.8 V, 3.3 V and 1.8 V to power the module, audio PA and Codec. The supply current of the module must be at least 3.0 A.




## VBAT Design



### NOTE:

1. The power supply should be able to provide sufficient current of at least 3.0 A for the module.
2. The VBAT trace should be connected to VBAT\_BB and VBAT\_RF pins in a star configuration.
3. The width of VBAT\_BB trace should not be less than 1 mm; and the width of VBAT\_RF trace should not be less than 2 mm.
4. The recommended operating voltage of VBAT ranges from 3.4 V to 4.3 V, and the typical voltage is 3.8 V.

## Power Supply for Codec




### NOTE:

1. VDD\_EXT and CODEC\_POWER\_EN are used to turn on/off VDD\_1V8 and VDD\_3V3 respectively.
2. The following power-up/down sequences should be followed to ensure the audio codec works normally.  
Power-up sequence: power up VDD\_1V8 first, and then VDD\_3V3.  
Power-down sequence: power down VDD\_3V3 first, and then VDD\_1V8.

## LDO Application

When the input voltage is below 7.0 V, use an LDO to convert the input voltage to 3.8 V.




### NOTE:

The recommended load current should be greater than 10 mA.

## Quectel Wireless Solutions

PROJECT	EG912N-EN QuecOpen	VER	1.0
DRAWN BY	Dylan LIU	CHECKED BY	Tiger CHENG
DATE	F066v_May_18_2023	SIZE	A2
		SHEET	5 OF 18


# Antenna Interface Design



**NOTE:**  
 1. The single-ended impedance of the RF antenna is 50 Ω.  
 2. It is recommended to reserve a Π-type matching circuit.

<b>Quectel Wireless Solutions</b>		
PROJECT	EG912N-EN QuecOpen	VER 1.0
DRAWN BY	Dylan LIU	CHECKED BY Tiger CHENG
DATE	F060V_May_18_2023	SIZE A2
SHEET		8 OF 18

# (U)SIM Interface Design



## NOTE:


1. U0701 and U0702 are recommended to be used to offer good ESD protection, and the parasitic capacitance should be less than 15 pF.
2. The pull-up resistors R0707 and R0708 can improve anti-jamming capability, and should be placed close to the (U)SIM card connector.
3. R0701–R0706 are used for debugging, and C0701–C0706 are used for filtering out RF interference.
4. The capacitance of C0707 and C0708 should be less than 1  $\mu$ F and they should be placed close to the (U)SIM card connector.
5. The GND of the (U)SIM card connector is recommended to be connected to the GND layer directly .
6. For more information about the layout of (U)SIM interface, refer to *Quectel\_EG912N-EN\_QuecOpen\_Hardware\_Design*.

# UART Interfaces Design

## UART Level-shifting Circuit - Transistor Solution



## UART Level-shifting Circuit - IC Solution




**NOTE:**

- There are two level-shifting solutions: transistor solution and IC solution, and it is recommended to select the latter one.
- The power supply of TXS0108EPWR's VCCA should not exceed that of VCCB. For more information, refer to the datasheet of TXS0108EPWR.
- The transistor solution is not suitable for applications with high baud rates exceeding 460 kbps. The capacitors C0803 and C0804 of 1 nF can improve the signal quality.
- MAIN\_RTS and MAIN\_DTR level-shifting circuits are similar to that of the MAIN\_RXD.


MAIN\_CTS, MAIN\_RI and MAIN\_DCD level-shifting circuits are similar to that of the MAIN\_TXD.

# Analog Audio Design


## Microphone Bias Circuit



## Microphone Application




## Handset Application



**NOTE:**

- Both the MIC and SPK signal traces need to be routed as differential pairs.
- All MIC and SPK signal traces should be surrounded with ground on the layer and ground planes above and below, and far away from noises.
- An external micbias circuit must be added when using electret microphone.
- It is recommended to use 10 pF and 33 pF capacitors to filter RF interference.

# Audio Codec Design (ALC5616)





**NOTE:**

- ALC5616 power-up sequence: DBVDD/I2C pull-up power/AVDD/DACREF/CPVDD → MICVDD → software initialization.
- ALC5616 power-down sequence: disable Codec function by software → MICVDD → DBVDD/I2C pull-up power/AVDD/DACREF/CPVDD.
- The module will automatically initialize the Codec via I2C interface after it is turned on successfully, so all power supplies for the Codec need to be powered up before that.
- Pay attention to the distinction between analog ground and digital ground. The analog ground and digital ground need to be connected with a 0 Ω resistor packaged as R-0805. For more details, see Sheet "Audio Codec Interface Design".
- The 33 pF capacitors of the signal pins should be reserved, and be used according to the actual debugging situation.
- For more details, see the datasheet of ALC5616.




# Audio Codec Interface Design



**NOTE:**

1. The Codec analog output can drive handset and headset. For larger power loads such as loudspeaker, an audio power amplifier should be added in the design.
2. In handset application, route the MIC and SPK signal traces as differential pairs respectively.
3. In headset application, route the MIC signal traces as a differential pair.
4. All MIC and SPK signal traces should be surrounded with ground on the layer and ground planes above and below, and far away from noises such as clock and DC-DC signals.
5. Pay attention to the distinction between analog ground and digital ground. The analog ground and digital ground need to be connected with a 0 Ω resistor packaged as R-0805 (short-circuit through single point grounding).


# Analog Audio Design (Audio Power Amplifier)



**NOTE:**

1. SPK\_P and SPK\_N are differential output channels that can be used for external audio amplifier.  
It is recommended to use GPIO pins of the module to control the enable pin of the audio power amplifier to eliminate POP noise, and the selected GPIO pin should be at low level by default, such as MAIN\_DCD. For more information about AUDIO\_PA\_EN, contact Quectel Technical Support.
2. The type of power amplifier in this design is for reference only. Select the appropriate audio power amplifier according to actual needs.
3. Filter capacitors and ESD protection components should be placed close to the loudspeaker.
4. The selection of ESD protection components is related to the selection of audio power amplifier. Ensure that the output voltage of audio power amplifier is within the maximum reverse working voltage range of ESD protection components under normal working condition, so as to avoid damage to ESD protection components.

# Camera Interface Design




**NOTE:**

- By controlling the triode switching circuit, CAM\_GPIO1\_MCU controls the cathode of the positioning light of the camera, and CAM\_GPIO2\_MCU controls the cathode of the supplement light of the camera.  
It is recommended to select GPIO pins which are in pull-down status by default as the two control pins.
- The 33 pF capacitors of the signal pins are reserved, and they can be used according to the actual debugging situation.  
The values of current limiting resistors of positioning light and supplement light (R1302 and R1306) should be varied according to brightness requirements.
- The capacitor of the CAM\_VDD power supply should be connected to the GND layer directly, otherwise there may be power noise resulting in abnormalities such as white dots on the preview screen.


Quectel Wireless Solutions			
PROJECT	EG912N-EN QuecOpen	VER	1.0
DRAWN BY	Dylan LIU	CHECKED BY	Tiger CHENG
DATE	2023.05.18	SIZE	A2
		SHEET	13/16

# SPI Interface Design


## Module As Master



## Module As Slave



# Matrix Keypad Interface Design



Quectel Wireless Solutions		
PROJECT	EG912N-EN QuecOpen	VER 1.0
DRAWN BY	Dylan LIU	CHECKED BY Tiger CHENG
DATE	F069v_May_18_2023	SIZE A2
		SHEET 15OF_18

# Other Designs


## Indicators



**NOTE:**

1. For more details about STATUS and NET\_STATUS, refer to *Quectel\_EG912N-EN\_QuecOpen\_Hardware\_Design*.
2. If the low current consumption is required when your device is in sleep mode, replace the power supply VBAT of the STATUS and NET\_STATUS indicators with external controllable ones, which can be turned off when the module is in sleep mode to reduce the power consumption.


## Reserved Test Points



**NOTE:**

1. Test points for both USB and debug UART interfaces are reserved for catching logs.
2. Test points for USB interface can also be reserved for firmware upgrade.
3. The junction capacitance of the ESD protection components on USB data lines should be less than 2 pF.
4. The debug UART interface supports 1.8 V power domain, and a voltage-level translator should be used if the power domain of your application is 3.3 V.

## USB\_BOOT Interface



**NOTE:**

1. Ensure to reserve the USB\_BOOT interface design and test points.
2. Before the module is turned on, pull up USB\_BOOT to 1.8 V, or short-circuit VDD\_EXT and USB\_BOOT, and the module will enter emergency download mode. In this mode, the module supports firmware upgrade over USB interface.

### Quectel Wireless Solutions

PROJECT	EG912N-EN QuecOpen	VER:	1.0
DRAWN BY	Dylan LIU	CHECKED BY	Tiger CHENG
DATE:	Fri May 18, 2023	SECRET	160F_18