

BG600L-M3

Reference Design

LPWA Module Series

Version: 1.2

Date: 2022-08-18

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local offices. For more information, please visit:

<http://www.quectel.com/support/sales.htm>.

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>.

Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an “as available” basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.

Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties (“third-party materials”). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel’s or third-party’s servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2022. All rights reserved.

About the Document

Revision History

Version	Date	Author	Description
1.0	2020-07-07	Lyndon LIU/ Newgate HUA	Initial
1.1	2021-06-21	Army RONG/ Lex LI	Modified PON_TRIG peripheral circuit in Sheet 8.
1.2	2022-08-18	Lex LI/ Pearl GUO	<ol style="list-style-type: none">1. Updated the note about PON_TRIG in Sheet 3.2. Updated VBAT reference design and related notes in standard and battery power supply solutions in Sheet 4 and Sheet 5.

Contents

About the Document	3
Contents	4
1 Reference Design	5
1.1. Introduction	5
1.2. Schematics	5

1 Reference Design


1.1. Introduction

This document provides reference designs of Quectel BG600L-M3 module, including power supply, (U)SIM, UART, USB, audio and more interface designs.

1.2. Schematics

The schematics illustrated in the following pages are provided for your reference only.


Block Diagram




Quectel Wireless Solutions		
DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 1 OF 14		DATE 2022/8/18

Power Supply Block Diagram

Standard Power Supply Solution







Battery Power Supply Solution




Quectel Wireless Solutions		
DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 2 OF 14		DATE 2022/8/18

Module Interfaces Design



- NOTE:**
1. Keep all RESERVED and unused pins unconnected, and all GND pins should be connected to ground.
 2. ADC pin can not be directly connected to the power supply and must not exceed 1.8 V. It is recommended to use resistor divider circuit for ADC application, and the divider resistor accuracy should be no less than 1 %.
 3. The USB interface supports slave mode only and supports low-speed, full-speed and high-speed modes. The USB interface is primarily used for AT command communication, GNSS NEMA sentences output, software debugging and firmware upgrade. The input voltage range of USB_VBUS is 1.3–1.8 V.
 4. Never pull down PWRKEY to GND permanently.
 5. GPIO1, NET_STATUS, GRFC1 and GNSS_LNA_EN are BOOT_CONFIG pins, and do not pull them up before startup. Otherwise, the module cannot power on normally.
 6. When PON_TRIG detects a rising edge and keeps at high level for at least 30 ms, the module will wake up from PSM (Power Saving Mode). PON_TRIG is pulled down by default.
 7. To meet specific requirements for power-down protection, the module can support fast shutdown over GPIO3, through software configuration. When GPIO3 (pin 11, GPIO by default) is set to a fast shutdown pin, it is pulled up by default. When the pin detects a falling edge, the module powers off within 100 ms without damaging the file system, but the writing data may be lost.

USB_BOOT Design




NOTE:
Pulling up USB_BOOT to VDD_EXT before startup, the module will be forced into emergency download mode when it is powered on.

Quectel Wireless Solutions		
DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 3 OF 14		DATE 2022/8/18

Power Supply Design (Standard)


DC-DC Application



NOTE:

1. You can select either the standard power supply design or the battery power supply design according to your specific application demands.
2. The solution is used when the input voltage is above 7.0 V. First, use a DC-DC converter to convert the high input voltage into a 5.0 V output, and then use LDOs and a DC-DC converter to generate 3.8 V, 3.3 V, 3.0 V and 1.8 V typical voltages.


DC-DC Design



NOTE:

The maximum input supply voltage of U0201 is 5.5 V.


VBAT Design



NOTE:

1. VBAT should be routed in star structure to VBAT_BB and VBAT_RF pins.
2. Select a ferrit bead for R0217, and place it as close to VBAT_BB as possible. R0217 requirements:
 - 1) Current rating ≥ 600 mA and low DC resistance to avoid voltage drop during instantaneous high power consumption.
 - 2) $\geq 800 \Omega$ impedance @ 700-960 MHz.


Audio Codec Power Supply



NOTE:

1. CODEC_POWER_ENA_MCU must be at low level to ensure the normal output voltage of VDD_3V3. If CODEC_POWER_ENA_MCU is at high level, VDD_3V3 power supply will be switched off.
2. The following power-on/off sequences should be followed to ensure the audio codec works normally.
 - Power-on sequence: power on VDD_1V8 first, and then VDD_3V3.
 - Power-off sequence: power off VDD_3V3 first, and then VDD_1V8.

PON_TRIG Power Supply



NOTE:


PON_TRIG is powered by an external LDO.

Quectel Wireless Solutions

DRAWN BY Lex Li/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 4 OF 14		DATE 2022/8/18

Power Supply Design (Battery)


Battery Application




NOTE:

1. You can select either the standard power supply design or the battery power supply design according to your specific application demands.
2. The output voltage of batteries must be 3.3–4.3 V.

Battery Polarity Protection Design





VBAT Design



NOTE:

1. VBAT should be routed in star structure to VBAT_BB and VBAT_RF pins.
2. Select a ferrite bead for R0310, and place it as close to VBAT_BB as possible. R0310 requirements:
 - 1) Current rating ≥ 600 mA and lower DC resistance to avoid voltage drop during instantaneous high power consumption.
 - 2) Impedance ≥ 800 Ω @ 700-960 MHz.


Audio Codec Power Supply



NOTE:

1. CODEC_POWER_ENA_MCU must be at low level to ensure the normal output voltage of VDD_3V3. If CODEC_POWER_ENA_MCU is at high level, VDD_3V3 power supply will be switched off.
2. The following power-on/off sequences should be followed to ensure the audio codec works normally.
 - Power-on sequence: power on VDD_1V8 first, and then VDD_3V3.
 - Power-off sequence: power off VDD_3V3 first, and then VDD_1V8.

PON_TRIG Power Supply



NOTE:


PON_TRIG is powered by an external LDO.

Quectel Wireless Solutions

DRAWN BY Lex Li/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 5 OF 14		DATE 2022/8/18

USB Interface Design


USB Connector Design



NOTE:

1. The junction capacitance of the ESD protection components should be less than 2 pF.
2. It is important to route the USB signal traces as differential pairs with surrounded ground. The impedance of USB differential trace is 90 Ω.

Power Supply for USB PHY Circuit



NOTE:


The typical voltage of USBPHY_3P3 is 3.3 V.

Quectel Wireless Solutions

DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 6 OF 14		DATE 2022/8/18

UART Interface Design

UART Interface with Voltage-level Translator



NOTE:


- 1. It is recommended to use a voltage-level translator TXS0108EPWR between BG600L-M3 and MCU.
- 2. VCCA should not exceed VCCB. For more information about TXS0108EPWR, see the datasheet from TI website.

Qectel Wireless Solutions

DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 7 OF 14		DATE 2022/8/18

MCU Interfaces Design



U0601




NOTE:

1. U0601 represents your MCU.
2. Pay attention to the UART interface connection of RTS/CTS.
3. When BG600L-M3 enters PSM, set the MCU's UART interface into the high-impedance mode.



PON_TRIG Design



NOTE 1



NOTE 2



State	STATUS	STATUS_MCU
Power-off	0	1
Power-on	1	0

NOTE:


1. Reset the module by driving RESET_N low for 2–3.8 s.
2. When the module is in turn-off state, it can be turned on by driving PWRKEY low for 500–1000 ms. After the module is turned on, it can be turned off by driving PWRKEY low for 650–1500 ms. Never pull down PWRKEY to GND permanently.

Quectel Wireless Solutions


DRAWN BY Lex Li/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 8 OF 14		DATE 2022/8/18

Antenna Interfaces Design

Main Antenna Interface




Power Supply for Antenna




GNSS Antenna Interface

Active Antenna Design




Passive Antenna Design (Solution 1)



NOTE:

This solution is ideal for compact-sized applications where the cable insertion loss from the module to the antenna is small.

Passive Antenna Design (Solution 2)



NOTE:


This solution is ideal for applications where the cable insertion loss from the module to the antenna is large and external LNA and SAW are needed.

Quectel Wireless Solutions

DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 9 OF 14		DATE 2022/8/18

Test Points and Indicators


Reserved Test Points



NOTE 3

NOTE 2

Indicators




NOTE:

1. It is recommended to reserve the test points for debug UART interface for future software debugging.
2. The voltage level of debug UART interface and GPIO interfaces is 1.8 V.
Do not connect them directly to a 3.3 V level.
3. Never pull down PWRKEY to GND permanently.

Quectel Wireless Solutions

DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 10 OF 14	DATE 2022/8/18	

Audio Codec Design



NOTE:


- To ensure that ALC5616 works normally, follow the power-on and power-off sequences of its power supply.
 Power-on sequence: power on DBVDD/AVDD/DACREF/CPVDD first, and then MICVDD.
 Power-off sequence: power off MICVDD first, and then DBVDD/AVDD/DACREF/CPVDD.
 For more details, see the datasheet of ALC5616.
- BG600L-M3 automatically initializes the codec via I2C interface after the module is turned on successfully, so all power supplies for the codec need to be switched on before that.

Quectel Wireless Solutions


DRAWN BY Lex Li/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 11 OF 14		DATE 2022/8/18

Audio Interface Design

Handset Application



Headset Application



NOTE:


1. The analog output only drives headset and handset. For larger-power loads such as loudspeakers, add an audio power amplifier in the design.
2. The maximum capacitive loading for loudspeaker is 330 pF and that for microphone is 250 pF.
3. In handset applications, route both the microphone and the speaker signal traces as differential pairs.
4. In headset applications, route the microphone signal traces as differential pairs.
5. Route all microphone and loudspeaker signal traces with ground surrounded and keep them far away from noise signals such as clock and DC-DC signals.
6. The 0 Ω resistor (R1003), which separates analog ground and digital ground, suppresses loop current and reduces noise interference.

Quectel Wireless Solutions

DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 12 OF 14	DATE 2022/8/18	

(U)SIM Interface Design (1.8 V Only)


(U)SIM Card Socket Design




NOTE:

1. R1103–R1105 are applied to facilitate debugging. It is recommended to reserve the series resistors for (U)SIM signals of the module.
2. The pull-up resistor (R1106) on USIM_DATA trace can improve anti-jamming capability.
3. BG600L-M3 supports (U)SIM card hot-plugging, which can be implemented through USIM_DET pin.
4. The value of C1106 should be less than 1 μ F.
5. Parasitic capacitance of the TVS array should not exceed 15 pF.

eSIM Design (1.8 V Only)



Analog Switch for (U)SIM Interface




U1102	R1108–R1111	R1112–R1115	
M	NM	NM	Switch + Socket/eSIM IC
NM	M	NM	Single Socket
NM	NM	M	Single eSIM IC

Quectel Wireless Solutions

DRAWN BY Lex Li/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 13 OF 14		DATE 2022/8/18


(U)SIM Interface Level-shifting Circuit Design (1.8/3.0 V)

(U)SIM Interface Level-shifting Circuit Design



STOP#	MOD_VCC	Description
Low	High/Low	Shutdown mode
High	Low	SIM_VCC = 1.8 V. 1.8 V (U)SIM card is supported (default).
High	High	SIM_VCC = 3.0 V. 3.0 V (U)SIM card is supported.

(U)SIM Card Socket Design



NOTE:

1. R1204–R1206 are applied to facilitate debugging. It is recommended to reserve the series resistors for (U)SIM signals of the module.
2. The pull-up resistor (R1207) on USIM_DATA trace can improve anti-jamming capability.
3. BG600L-M3 supports (U)SIM card hot-plugging, which can be implemented through USIM_DET pin.
4. The value of C1206 should be less than 1 μ F.
5. Parasitic capacitance of the TVS array should not exceed 15 pF.

Quectel Wireless Solutions

DRAWN BY Lex LI/Pearl GUO	PROJECT BG600L-M3	TITLE Reference Design
CHECKED BY Woody WU	SIZE A2	VER 1.2
SHEET 14 OF 14		DATE 2022/8/18