

EC600M Series QuecOpen Reference Design

LTE Standard Module Series

Version: 1.3

Date: 2024-06-03

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local offices. For more information, please visit:

<http://www.quectel.com/support/sales.htm>.

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>.

Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an “as available” basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.

Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties (“third-party materials”). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel’s or third-party’s servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2024. All rights reserved.

About the Document

Revision History

Version	Date	Author	Description
-	2022-04-27	Andy ZHAO	Creation of the document
1.0	2022-08-31	Andy ZHAO	First official release
1.1	2022-09-14	Andy ZHAO	Updated related information of ADC interface: Added ADC voltage divider and related notes (Sheet 3); Updated ADC voltage domain from 1.8 V to 1.2 V (Sheet 1 and 3).
1.2	2023-02-24	Howell KANG	<ol style="list-style-type: none"> Updated the UART Level-shifting Circuit in IC Solution (Sheet 7). Added a note about the capacitors of the signal pins (Sheet 13).
1.3	2024-06-03	Howell KANG/ Stefan FAN	<ol style="list-style-type: none"> Added the applicable module EC600M-EU and related information. Added Wi-Fi & Bluetooth interface design (Sheets 1, 2, 3, 4, 5, 12 and 19). Updated the resistance of resistors that connected to power supply on ADC interfaces' voltage divider circuit from 100 kΩ to 100 kΩ–1 MΩ; Added a note on pins 130–135 (Sheet 3). Added USB insertion enabling automatic boot circuit (Sheet 4). Added a note on UART hardware flow control design (Sheet 7). Added ESD protection component and related note in antenna interface design (Sheet 11).

Contents

About the Document.....	3
Contents.....	4
1 Reference Design.....	5
1.1. Introduction.....	5
1.2. Schematics.....	5

1 Reference Design

1.1. Introduction

This document provides the reference design for Quectel EC600M series (EC600M-CN and EC600M-EU) module in QuecOpen® solution, including block diagram, power system block diagram, module interfaces, power supply design, USIM interface, UART, analog audio interface and other designs.


1.2. Schematics

The schematics illustrated in the following pages are provided for your reference only.

NOTE

It is required to confirm the applicability and price from the supplier about the IC involved in the reference design.


Block Diagram





NOTE:

1. A transistor solution or an IC solution TXS0108EPWR provided by Texas Instruments is recommended.
2. The module supports Wi-Fi Scan function. Wi-Fi Scan that only supports receiving shares the same antenna interface with main antenna, thus the two functions cannot be used at the same time.

Power System Block Diagram




Module Interfaces




MCU Interfaces







USB Insertion Enables Automatic Boot



- NOTE:**
- When USB is inserted, the module cannot be shut down normally, and will boot automatically after the shut down.
 - When USB is inserted, the level states of GPIO3 and PWRKEY pins are used to determine whether the module is turned on by the turn-on/off button or USB insertion. GPIO3 utilizes the GPIO resource with a default pull-up (PU) state.




- NOTE:**
- If the power domain of your MCU (U0401) is also 1.8 V, the level-shifting circuit is not necessary as it matches the 1.8 V power domain of the module's GPIO interfaces.
 - The USB interface of the module can only serve as a slave device and supports full-speed and high-speed modes of USB 2.0. To communicate with the USB interface, MCU needs to support USB host mode or OTG function. For USB detection, the USB_VBUS pin of the module should be powered by an external power system. Use VBUS_CTRL to control the on/off state of the USB_VBUS power supply.
 - It is recommended to choose MCU GPIO pins with a default low level to control the module's PWRKEY and RESET_N pins. Ensure that the load capacitance on these pins does not exceed 10 nF.




Power Supply Design

DC-DC Application

When the input voltage is above 7.0 V, use a DC-DC converter to convert the high input voltage to 5.0 V, and then use LDOs to convert it to 3.8 V, 3.3 V and 1.8 V to power the module, audio PA Codec and FC41D.



VBAT Design




NOTE:

1. The power supply for the module should be capable of supplying a minimum current of 2.0 A.
2. The VBAT trace should be connected to VBAT_BB and VBAT_RF pins in a star configuration.
3. The width of VBAT_BB trace should be at least 1 mm; and the width of VBAT_RF trace should be at least 2 mm.
4. The recommended operating voltage range for VBAT is 3.4 V to 4.3 V, with a typical value of 3.8 V.

LDO Application


When the input voltage is below 7.0 V, use an LDO to convert the input voltage to 3.8 V.



NOTE:

The recommended load current should exceed 10 mA.

Power Supply for Codec




NOTE:

1. VDD_EXT and CODEC_POWER_EN are used to turn on/off VDD_1V8 and VDD_3V3 respectively.
2. To ensure proper functioning of the audio codec, adhere to the following power-up/down sequences:
Power-up sequence: power on VDD_1V8 first, followed by VDD_3V3.
Power-down sequence: power off VDD_3V3 first, followed by VDD_1V8.

Quectel Wireless Solutions

PROJECT	EC600M Series QuecOpen	VER	1.3
DRAWN BY	Howell KANG/Stefan FAN	CHECKED BY	Katy WANG
DATE	Monday, June 18, 2024	SIZE	A2
		SHEET	5 OF 19

USIM Interface Design




NOTE:


1. U0601 and U0602 are recommended to be used to offer good ESD protection, and the parasitic capacitance should be less than 15 pF.
2. The pull-up resistors R0607 and R0608 can improve anti-jamming capability, and should be placed close to the USIM card connector.
3. R0601-R0606 are used for debugging, and C0601-C0606 are used for filtering out RF interference.
4. The capacitance of C0607 and C0608 should be less than 1 μ F and they should be placed close to the USIM card connector.

UART Interface Design

UART Level-shifting Circuit - Transistor Solution



UART Level-shifting Circuit - IC Solution




NOTE:


- There are two level-shifting solutions: transistor solution and IC solution, and it is recommended to select the latter one.
- The power supply of TXS0108EPWR's VCCA should not exceed that of VCCB. For more information, see the datasheet of TXS0108EPWR.
- The transistor solution is not suitable for applications with high baud rates exceeding 460 kbps. The capacitors C0703 and C0704 of 1 nF can improve the signal quality.
- MAIN_RTS and MAIN_DTR level-shifting circuits are similar to that of the MAIN_RXD.
MAIN_CTS, MAIN_RI and MAIN_DCD level-shifting circuits are similar to that of the MAIN_TXD.
- To increase the stability of UART communication, it is recommended to add UART hardware flow control design.

SPI Design

Module As Master




Module As Slave



Quectel Wireless Solutions

PROJECT	EC600M Series QuecOpen	VER	1.3
DRAWN BY	Howell KANG/Stefan FAN	CHECKED BY	Kathy WANG
DATE	Monday, June 18, 2024	SIZE	A2
		SHEET	8 OF 19

LCM Interface Design



NOTE 4

NOTE 1

NOTE 3


NOTE 2

NOTE 3

NOTE:

1. It is recommended to design LCM power supply by yourself.
2. To avoid abnormal LCM display caused by power fluctuation, it is recommended to mount filter capacitors.
3. The 33 pF capacitors of the signal pins should be reserved, and be used according to the actual debugging situation.
4. The LED-A backlight power supply is designed by yourself, and you can select the appropriate resistor (R0907) according to the digital transistor rated current and LED-A voltage value.


Camera Interface Design



NOTE:

- By controlling the triode switching circuit, CAM_GPIO1_MCU controls the cathode of the positioning light of the camera, and CAM_GPIO2_MCU controls the cathode of the supplement light of the camera. It is recommended to select GPIO pins which are in pull-down status by default as the two control pins.
- The 33 pF capacitors of the signal pins should be reserved, and be used according to the actual debugging situation. The values of current limiting resistors (R1004 and R1006) of positioning light and supplement light should be varied according to the required brightness.
- The capacitors (C1002 and C1006) of the CAM_VDD power supply should be connected to the GND layer directly. Otherwise, power supply noise may lead to abnormalities such as white dots on the preview screen.

Antenna Interface Design





NOTE:

1. It is highly recommended to reserve a Π -type matching circuit at antenna interface for future debugging.
2. The single-ended impedance of the RF antenna is 50 Ω .
3. It is recommended to reserve an ESD protection component for the antenna interface and the junction capacitance should not exceed 0.05 pF.


Quectel Wireless Solutions			
PROJECT	EC800M Series QuecOpen	VER	1.3
DRAWN BY	Howell KANG/Stefan FAN	CHECKED BY	Kathy WANG
DATE	Monday, June 18, 2024	SIZE	A2
		SHEET	11 OF 19

Wi-Fi&Bluetooth Interface Design

Power Supply for FC41D



Download Interface For FC41D






NOTE:

Firmware upgrade steps:

1. Click the "burn" button of the software download tool.
2. Connect the CEN to GND at STA mode for two seconds.
3. Release CEN.

NOTE:


1. 3V3_WIFI/BT trace is recommended to be wider than 0.3 mm. In principle, the longer the 3V3_WIFI/BT trace is, the wider it should be.
2. The main UART or SPI can be selected to transmit Wi-Fi and bluetooth data from the module to FC41D according to your actual design, but based on the software version, main UART will be selected by default.
3. You can use the rising edge of WAKEUP_IN (pin 7) to wake up the FC41D.
4. Pull down CEN pin and then cut off 3V3_WIFI/BT to turn off the module to save power.
5. When using the PCB antenna, the module should be placed at the side of the motherboard and kept away from metal components, and the clearance of PCB antenna should be kept as large as possible.
6. It is recommended to reserve an ESD protection component for the antenna interface and the junction capacitance should not exceed 0.05 pF.
7. The single-ended impedance of the RF antenna is 50 Ω, and length should be minimized.




Quectel Wireless Solutions

PROJECT	EC800M Series QuecOpen	VER	1.3
DRAWN BY	Howell KANG/Stefan FAN	CHECKED BY	Koby WANG
DATE	Monday, June 18, 2024	SHEET	12 OF 19


Bluetooth Interface Design



- NOTE:**
1. Reserve 33 pF capacitors for the signal pins for debugging.
 2. It is recommended to reserve an ESD protection component for the antenna interface and the junction capacitance should not exceed 0.05 pF.
 3. The single-ended impedance of the RF antenna is 50 Ω, and length should be minimized.




NOTE:
26 MHz and 32 kHz oscillators are recommended to be used and you need to design power supply circuits by yourself.




NOTE:
Design the 1.8 V ±0.1 V (at least 150 mA external current should be provided) power supply (AVDD_1V8) for the Bluetooth chip to provide the required voltage for its operation, and the remaining three power supply pins (DVDD_1V2, AVDD_1V8_FM and AVDD_1V8_BT) are internal power supply pins of the chip to be connected to external filter capacitors.

Matrix Keypad Interface Design



NOTE:
When pin 55 of the module is multiplexed into KP_MKOUT[4], it must be pulled down to the ground by adding an external 15 kΩ resistor.



Audio Codec Design (ALC5616)



NOTE:

1. ALC5616 power-up sequence: DBVDD/I2C pull-up power/AVDD/DACREF/CPVDD → MICVDD → software initialization.
2. ALC5616 power-down sequence: disable Codec function by software → MICVDD → DBVDD/I2C pull-up power/AVDD/DACREF/CPVDD.
3. Ensure all power supplies for the codec are powered on before the module automatically initializes the Codec via the I2C interface.
4. Differentiate between analog ground and digital ground. Connect analog ground and digital ground using a 0 Ω resistor (R-0805). Refer to "Audio Codec Interface Design" for more details.
5. For more details, please refer to the datasheet of ALC5616.
6. Reserve 33 pF capacitors for the signal pins for debugging.


Audio Codec Interface Design



NOTE:

1. The Codec analog output can drive handset and headset. For larger power loads such as loudspeaker, add an audio power amplifier in the design.
2. In handset application, route the MIC and SPK signal traces as differential pairs.
3. In headset application, route the MIC signal traces as a differential pair.
4. Surround all MIC and SPK signal traces with ground on the same layer and with ground planes above and below to minimize noise interference, such as clock and DC-DC signals.
5. Differentiate between analog ground and digital ground. Analog ground should have a direct via to digital ground through a 0 Ω resistor (R-0805).

Analog Audio Design (Audio Power Amplifier)




NOTE:


1. SPK_P and SPK_N channels are differential output channels intended for connecting to an external audio power amplifier.
To eliminate Pop noise, it is recommended to utilize MAIN_DCD of the module as the control signal for the audio power amplifier's enable pin.
For more information about AUDIO_PA_EN, please contact Quectel Technical Support.
2. The type of power amplifier in this design is for reference only. Select the appropriate audio power amplifier according to actual needs.
3. When designing the layout, ensure that filter capacitors and ESD protection components are placed close to the loudspeaker to filter out interference and provide adequate protection.
4. The selection of ESD protection components should consider the output voltage range of the audio power amplifier. Ensure that the output voltage of the amplifier remains within the maximum reverse working voltage range of the selected ESD protection components under normal operating conditions. This precaution helps prevent damage to the ESD protection components.

Analog Audio Design


Microphone Bias Circuit



Microphone Application



Handset Application




NOTE:

- Both the MIC and SPK signal traces need to be routed as differential pairs.
- Surround all MIC and SPK signal traces with ground on the same layer and with ground planes above and below to minimize noise interference.
- An external microphone bias circuit must be added when using electret microphone.
- It is recommended to use 10 pF and 33 pF capacitors to filter RF interference.

Other Designs


Indicators



NOTE:

- For more details about STATUS , NET_MODE and NET_STATUS/USB_BOOT, see the hardware design document of the module.
- To minimize the module's power consumption during the sleep mode of your device, replace the power supply (VBAT) of the STATUS, NET_MODE and NET_STATUS/USB_BOOT indicators with externally controllable sources and turn off the indicators when the module is in sleep mode.
- Note that the maximum value of the MOSFET Q1902's Vgs (th) should not exceed 1 V, since the NET_STATUS/USB_BOOT pin of the module outputs high level by default.
If a transistor such as Q1901 and Q1903 is used to replace the MOSFET, the NET_STATUS/USB_BOOT pin will be pulled down to low-level, and the module will enter the forced download mode and cannot be turned on normally.


Reserved Test Points



NOTE:

- Test points for both USB and debug UART interfaces are reserved for capturing logs.
- Test points for USB interface can also be reserved for firmware upgrading.
- The junction capacitance of the ESD protection components on USB data traces should be less than 2 pF.
- The debug UART interface of EC600M supports a 1.8 V power domain. If your application operates at 3.3 V, use a voltage-level translator.
- The debug UART interface of FC41D supports a 3.3 V power domain. If your application operates at 1.8 V, use a voltage-level translator.

USB_BOOT Interface



NOTE:

- Make sure to reserve the USB_BOOT interface design and it is recommended to reserve a test point for NET_STATUS/USB_BOOT.
- Before turning on the module, pull NET_STATUS/USB_BOOT down to GND to activate the forced download mode.
This mode enables firmware upgrades via the USB interface.
- The 6.0 and above version of QFlash tool must be used for firmware upgrading.

Quectel Wireless Solutions

PROJECT	EC600M Series QuecOpen	VER	1.3
DRAWN BY	Howell KANG/Stefan FAN	CHECKED BY	Katy WANG
DATE	Monday, June 18, 2024	SIZE	A2
		SHEET	180F_19